Abstract-Spot defects in memory devices are caused by imperfections in the fabrication process of these devices. In order to analyze the faulty effect of spot defects on the memory behavior, simulations have been performed on an electrical model of the memory in which the defects are injected, causing opens, shorts, or bridges. In this paper, simulation is used to analyze the faulty behavior of embedded DRAM (eDRAM) devices produced by Infineon Technologies. The paper applies the new approach of fault primitives to perform this analysis. The analysis shows the existence of most traditional memory fault models and establishes new ones. The paper also investigates the concept of dynamic faulty behavior and establishes its importance for eDRAMs. Conditions to test the newly established fault models, together with a test, are also given.
INTRODUCTION
E mbedded DRAMs (eDRAMs) are dynamic RAM cores used on-chip along with other electrical components. Using on-chip memory components has many advantages over external memory chips, such as an increased bandwidth, reduced power consumption, suitable memory organization, and low electromagnetic interference [1] . Although eDRAMs have been extensively used in application specific integrated circuits (ASICs), little has been published on their fault analysis and testing.
For quite a while now, researchers have been studying the faulty behavior of memory devices and defining functional fault models (FFMs) to describe the detected faulty behavior, and develop tests which target these FFMs [2] , [3] . On the other hand, papers have been published that study the faulty behavior of memory devices by performing a large number of tests and statistically analyzing the detected FFMs [4] , [5] . The results of the theoretical and practical analysis show that our ability to understand, and thus predict, the faulty behavior of memories is still limited to relatively simple cases of defective devices.
Much of the work on functional fault modeling has been concerned with modeling faults sensitized by a single performed operation; these fault models are referred to as static FFMs. In this paper, it is shown that a large number of FFMs exist that have to be sensitized by a sequence of two or more operations; these are referred to as dynamic FFMs. The analysis is performed on the memory cell array of an eDRAM, by injecting electrical models of the spot defects into a model of the eDRAM. Naik et al. have used this approach for static FFMs in SRAMs [6] . This paper is organized as follows: Section 2 describes the used eDRAM simulation model, then Section 3 defines the static and dynamic FFMs targeted in this paper. In Section 4, the spot defects to be injected into the simulation model are defined and classified. Section 5 gives the methodology to be used for performing the simulations and extracting the FFMs, while Section 6 discusses the simulation results. Section 7 uses these results to derive detection conditions and to extend current functional tests to detect the dynamic faulty behavior. Finally, Section 8 ends with the conclusions.
eDRAM SIMULATION MODEL
This section introduces the eDRAM simulation model used for defect injection and fault analysis. The analysis focuses on the memory cell array part of the eDRAM since it has the largest chip area and is the most fault sensitive.
The simulation model is based on a design-validation model of an actual eDRAM produced by Infineon Technologies. Since the time needed for simulating a complete memory device is excessively long, the simulation model used is simplified, taking two factors into consideration in order to preserve the accuracy of the model. First, removed components should be electrically compensated, and, second, the resulting simplified circuit should describe enough of the memory to enable injecting the defects of interest. Fig. 1 shows a block diagram of the cell array column of the simulated eDRAM. The simplified simulation model contains a 2 Â 2 cell array, in addition to two reference cells, precharge circuits, and a sense amplifier. The removed memory cells are compensated by resistances and capacitances along the bit line. In addition to the shown cell array column, the simulation model contains one data output buffer needed to examine data on output lines and a write driver needed to perform write operations.
All simulations have been done using the simulator "Pstar" (a commercial Spice-based simulator) and using a transistor model compatible with the Spice Level 3 model. Fig. 2 shows the simulation results of the properly functional memory while performing a write 0 operation followed by a read operation performed on Cell 0. The figure is divided into three panels, each with time as the horizontal axis and the voltage as the vertical axis. The first panel shows voltages on the bit lines (BT and BC), named VN(BT) and VN(BC), respectively. They show the shared effect of any defect in the cell array column on other parts of the column. The second panel shows the voltage stored across the storage capacitor of Cell 0 (referred to in the figure as V(C_S0)), which reveals the short and long term effects of a defect on the stored logic value. Finally, the third panel shows the voltage on the T and F nodes of the data output buffer (referred to as VN(DATA_T) and VN(DATA_F), respectively), which indicate whether the defect in the array column causes a fault to be detected on the output.
Despite the fact that the general structure of the eDRAM model shown in Fig. 1 is similar to the structure of other types of DRAM, the device parameters used for this model are derived for an eDRAM fabrication process. Whether the results given in this paper are also applicable for other DRAM products is a question open for investigation.
DEFINITION OF FFMs
In this section, the FFMs used in this paper are defined. First, a classification of the FFMs is presented, which divides the total space of faults into a number of classes. Then, four of these classes are discussed and used to define the targeted FFMs.
Classification of Fault Models
Two basic ingredients are needed to define any fault model: a sequence of performed memory operations and the corresponding deviations in the observed behavior from the expected one. The only functional deviations considered relevant to the faulty behavior are the stored logic value in the cell and the output value of a read operation.
Any difference between the observed and expected memory behavior can be denoted by the following notation < S=F =R > , referred to as a fault primitive (FP). S describes the sensitizing operation sequence (SOS) that sensitizes the fault, F describes the value of the faulty cell, F 2 f0; 1g, and R describes the logic output level of a read operation, R 2 f0; 1; Àg. The "-" is used in case a write, and not a read, is the operation that sensitizes the fault.
The set of all possible FPs spans a two-dimensional space with axis #C and #O (see Fig. 3 ). #C represents the number of different cells accessed by an SOS, while #O represents the number of operations performed in that SOS [7] .
The notion of FPs makes it possible to give a precise definition of an FFM as understood for memory devices. This definition is presented next.
A functional fault model (FFM) is a nonempty set of fault primitives (FPs). 
Single-Cell Static FFMs
Single-cell static FFMs describe faults sensitized by performing at most one operation on the faulty cell. As mentioned earlier, a particular FP is denoted by < S=F =R > . S describes the value or operation that sensitizes the fault, S 2 f0; 1; 0w0; 0w1; 1w0; 1w1; 0r0; 1r1g for static FPs. A 0 means that the simulation starts with a memory cell initialized to a logic 0. A 0w0 means that the simulation starts with a cell initialized to 0 and thereafter it performs a w0. A 0r0 means that the simulation starts with a cell initialized to 0 and performs a read operation thereafter, with expected value 0. F and R have already been defined in Section 3.1. Now that the possible values for S, F , and R are known for single-cell static FPs, it is possible to list all FPs using this notation. Table 1 lists all 12 possible combinations of the values in the < S=F =R > notation that result in FPs. The column "Fault model" states the FFM defined by the corresponding FP.
All FPs listed in Table 1 are targeted in this paper. Below, they are used to define six different FFMs described in terms of nonempty sets of FPs.
1. State faults (SF x )-A cell is said to have an SF if the logic value of the cell flips before it is accessed, even if no operation is performed on it. 1 Two types of SF exist: SF 0 ¼ f< 0=1=À >g, with FP #1, and SF 1 ¼ f< 1=0=À >g, with FP #2. The notation < 0=1=À > denotes that S ¼ 0 (i.e., the simulator attempts to initialize the cell to logic 0), F ¼ 1 (i.e., the cell contains a 1), and R ¼ À (i.e., no value is read since the SOS does not contain a read operation applied to the faulty cell). 1. It should be noted that the state fault should be understood in the static sense. That is, the cell should flip in the short time period after initialization and before accessing the cell.
Transition faults (TFx)-
#O. Here, we restrict ourselves to the analysis of 2-operation dynamic FFMs.
There are 30 different single-cell 2-operation dynamic FPs possible [7] , all of which are compiled in Table 2 . In order to reduce simulation time, not all 30 FPs are considered. We choose only to target the four dynamic SOSs 0w0r0, 0w1r1, 1w0r0, and 1w1r1 (in short, xwyry), resulting in 12 possible FPs (listed in bold in Table 2 ): 3, 4, 5, 8, 9, 10, 13, 14, 15, 18, 19, and 20. The motivation for this choice is the fact that, in memory devices, an isolated write operation may not be sufficient to detect a fault since, externally, a cell needs to be read to detect the stored value set during the write.
The four targeted SOS's are capable of sensitizing 12 single-cell 2-operation FPs, which are used to define the following three FFMs. The names of these FFMs are chosen in such a way that they represent an extension of the single-cell static FFMs defined in Section 3.2. by an operation (write or read) performed on the aggressor forces the victim into a given logic state [9] (i.e., S a ¼ fr0; r1; w0; w1g). Here, a read as well as a write performed on the aggressor is a sensitizing operation for the fault, whereby, in case of a write operation, the value of the to be written data, and not the fact whether it is a transition write or a nontransition write operation, is relevant for the fault model. Twelve types of CFds exist: CFds 0w0;0 ¼ f< 0w0; 0=1=À >g w i t h F P # 5 , CFds 0w0;1 ¼ f< 0w0; 1=0=À >g w i t h F P # 6 , CFds 1w1;0 ¼ f< 1w1; 0=1=À >g w i t h F P # 1 1 , CFds 1w1;1 ¼ f< 1w1; 1=0=À >g w i t h F P # 1 2 , CFds 0w1;0 ¼ f< 0w1; 0=1=À >g w i t h F P # 7 , CFds 0w1;1 ¼ f< 0w1; 1=0=À >g w i t h F P # 8 , CFds 1w0;0 ¼ f< 1w0; 0=1=À >g w i t h F P # 9 , CFds 1w0;1 ¼ f< 1w0; 1=0=À >g w i t h F P # 1 0 , CFds 0r0;0 ¼ f< 0r0; 0=1=À >g w i t h F P # 1 3 , CFds 0r0;1 ¼ f< 0r0; 1=0=À >g w i t h F P # 1 4 , CFds 1r1;0 ¼ f< 1r1; 0=1=À >g with FP #15, and CFds 1r1;1 ¼ f< 1r1; 1=0=À >g with FP #16. 3. Transition coupling fault (CFtr) is a fault whereby a given logic value in the aggressor results in the failure of a transition write operation performed on the victim. This fault is sensitized by a write operation on the victim and setting the aggressor into a given state. Four types of CFtr exist: CFtr 0;" ¼ f< 0; 0w1=0=À >g with FP #19, CFtr 0;# ¼ f< 0; 1w0=1=À >g with 6. Incorrect read coupling fault (CFir) is a fault whereby a read operation performed on the victim returns the incorrect logic value when the aggressor is set into a given state. Four types of CFir exist: CFir 0;0 ¼ f< 0; 0r0=0=1 >g with FP #25, CFir 0;1 ¼ f< 0; 1r1=1=0 >g with FP #35, CFir 1;0 ¼ f< 1; 0r0=0=1 >g w i t h F P # 2 6 , a n d CFir 1;1 ¼ f< 1; 1r1=1=0 >g with FP #36. 7. Deceptive read disturb coupling fault (CFdr) is a fault whereby a read operation performed on the victim returns the correct logic value and changes the contents of the victim, when the aggressor is set into a given logic state. Four types of CFdr exist: CFdr 0;0 ¼ f< 0; 0r0=1=0 >g with FP #27, CFdr 0;1 ¼ f< 0; 1r1=0=1 >g with FP #33, CFdr 1;0 ¼ f< 1; 0r0=1=0 >g w i t h F P # 2 8 , a n d CFdr 1;1 ¼ f< 1; 1r1=0=1 >g with FP #34.
Dynamic Two-Cell FFMs
Just like the case of single-cell dynamic FFMs, we restrict ourselves here to the analysis of 2-operation dynamic fault models. Any particular FP is denoted by < S=F =R > , where S has the form given in Section 3.1. For example, the two-cell 2-operation FP < vð0r0Þ að1r1Þ=1=À > stands for an FP sensitized by performing a 0r0 first on the victim, then performing a 1r1 on the aggressor. After performing the sensitizing sequence, a 1 is detected in the victim cell instead of the expected 0. Based on the values of S, F , and R, 192 detectable two-cell 2-operation dynamic FPs can be compiled [7] . Since we will only attempt to verify a limited number of dynamic FFMs for the reasons mentioned in Section 3.3, only those FPs with an SOS of the form S ¼ aðxÞ vðywzrzÞ are targeted, where x, y, and z 2 f0; 1g. This choice of S results in 24 different FPs targeted by the performed simulation. Since these FPs have not been observed, they are not used to define corresponding FFMs here. Such FFM definitions can be found in a previously published paper [7] .
SIMULATED SPOT DEFECTS
In this section, we discuss the spot defects to be considered for injection and simulation in the eDRAM model. The defects are first classified, then the location of each of them is shown on the simulated eDRAM model.
Specifying the Defects
The spot defects to be considered for injection and analysis are modeled at the electrical level by parasitic components with a given impedance. The impedance (Z) consists of a resistance (R) and a capacitance (C) connected in parallel between two defective nodes. Depending on the defective nodes the injected defects are connected to, the defects may be classified into opens, shorts, and bridges. The list of considered spot defects is meant to be comprehensive and it is not related to a specific memory layout. If only defects realistic to a given memory layout are needed, inductive fault analysis techniques can be used to extract the most probable defects [10] .
Opens represent unwanted impedances on a signal line that is supposed to conduct perfectly. For an open defect, the impedance value is given by Z op and is predominantly resistive (i.e., C op % 0, making Z op % R op ). The open resistance may take any value in the resistance domain, which gives 0 Z op 1 . The fact that opens result in negligible capacitive coupling between the broken nodes has been substantiated by Henderson et al. [11] .
Shorts represent unwanted impedances between a signal line and V DD or GND. For a short, the impedance value is denoted by Z sh and may have resistive and capacitive components. The value of R sh for a short may again have any value (0 R sh 1 ), while C sh is bounded by some given realistic limits (C min < C sh < C max ). The lower bound of the short capacitance is taken to be 0 F (C min ¼ 0 F), while the maximum bound is considered to be equal to the bit line capacitance in the memory (C max ¼ C b ). The reason behind this choice is that the bit line has the highest capacitance along the data path of a single cell array column. Therefore, it is highly unexpected for a parasitic capacitance to have yet a higher value.
Bridges represent unwanted impedances between two signal lines. Bridges between signal lines and V DD or GND are not considered as bridges since these are covered by shorts. The electrical specifications of bridges are the same as those for shorts.
Classification of Defects
By analyzing the electrical circuits of the cell array column, we notice some symmetry in the topology of these circuits. This results in a symmetry in the faulty behavior, which can be used to reduce the number of defects to be simulated and analyzed. The faulty behavior of one defect can help deduce the faulty behavior of another symmetrically related defect. For this purpose, we provide the following definitions:
. A defect D1 at a given position shows the complementary faulty behavior of a defect D2 at another position, if the faulty behavior of D1 is the same as that of D2, with the only difference that all 1s are replaced by 0s and vice versa. For example, if D1 sensitizes < 0r0=1=1 > , then D2 sensitizes < 1r1=0=0 > . . A defect D1 shows the exchanged faulty behavior of a defect D2, if the faulty behavior of D1 and D2 contain two-cell faults and if these two-cell faults are the same with the exception that the aggressor and victim are exchanged. In general, if a two-cell fault has the following notation < S=F =R > x;y , then the exchanged fault is given by the notation < S=F =R > y;x . . A defect D1 shows a single-sided complementary behavior of a defect D2, if the faulty behavior of D1 and D2 contain two-cell faults and if these two-cell faults are the same with the exception that all 1s are replaced by 0s and vice versa, in either the aggressor or the victim cells (not both). If the victim sides of two faults are the complement of each other, then these two faults are called victim-sided complementary.
If the aggressor sides of two faults are the complement of each other, then these two faults are called aggressor-sided complementary. For example, suppose that defects D1, D2, and D3 affect cells x and y and that D1 forces a 0w0 operation to cause an up transition in y if cell x is in state 1, then this faulty behavior of D1 is denoted by < 1; 0w0=1=À > x;y . The aggressor-sided complementary defect D2 should force a 0w0 operation to cause an up transition in y if cell x is in state 0, which is the fault denoted by < 0; 0w0=1=À > x;y . On the other hand, the victim-sided complementary defect D3 should force a 1w1 operation to cause a down transition in y if cell x is in state 1, which is the fault denoted by < 1; 1w1=0=À > x;y . It is important to note that the exchanged behavior classification scheme is independent from the complementary and the single-sided complementary classification schemes. This means that it is possible to have a defect classified to be exchanged only, exchanged complementary, exchanged single-sided, etc. On the other hand, the complementary and the single-sided complementary schemes are, in fact, related to each other. The complementary behavior of a defect is the same as the combination of the aggressor-sided and the victim-sided complementary behavior of a defect.
Locations of Opens
The possible locations of opens within memory cells (OC), along bit lines (OB), and on word lines (OW) are enumerated and provided with a label for future reference.
Opens within a memory cell (OC) can occur at any node within the storage cell. Fig. 4a shows one memory cell where the three possible defect locations are indicated. The choice has been made to simulate the opens within a cell on the true bit line (BT) and these defects are therefore labeled as OCxs (where 1 x 3 and "s" stands for simulated, see Table 4 ). Consequently, the faulty behavior of an open in a cell on the complement bit line (BC), which is labeled as OCxc ("c" for complementary), may be derived from the corresponding simulated one because it shows the complementary faulty behavior.
Opens along a bit line (OB) can occur anywhere on the bit line. 
Locations of Shorts
The possible locations of shorts within memory cells (SC) and along bit lines (SB) are enumerated and provided with a label for future reference. Shorts on word lines are not simulated since the reduced model drives word lines directly by voltage sources. Shorts between V DD and ground are not included since they are power shorts, which do not belong to the class of memory cell array shorts.
Shorts within a memory cell (SC) can be injected within the storage cell at only one node between the pass transistor and the storage capacitor, as shown in Fig. 4b . This gives two possible shorts: SC1, which is a connection between the cell and V DD , and SC2, which is a connection between the cell and GND. Every short in a cell on BT has its complementary short in a cell on BC and vice versa. Thus, only shorts in cells on BT are simulated. Shorts in cells on BT are called SCxs, while their counterparts on BC are called SCxc.
Shorts along a bit line (SB) can connect BT or BC to either V DD or GND. A bit line short to V DD is called SB1, while a bit line short to GND is called SB2. Every short on BT has its complementary short on BC and vice versa. Thus, only shorts along BT are simulated. Shorts on BT are called SBxs, while their counterparts on BC are called SBxc.
Location of Bridges
A bridge in the memory cell array can connect any arbitrary pair of nodes. However, not all possible bridges in the cell array have been simulated, but only those that take place within a single cell or between different cells. This choice is motivated by the fact that memory cells take the largest part of the surface area in a dynamic RAM. Bridges connecting circuit nodes to V DD or GND are excluded; these are considered shorts (see Section 4.4).
Bridge within a memory cell (BWC) can connect any node of the cell to any other node. In Fig. 6 , the different nodes in the cell are given names. There are four nodes in the cell with the names BL, 2 WL, rtop, and ctop. Here, bridges between word and bit lines are excluded. The choice is made to simulate the bridges of a cell on BT. As a result, the behavior of a BWC defect in a cell on the complement bit line may be derived from the corresponding simulated one since these two defects show a complementary behavior. A list of the simulated and complementary BWC defects is given in Table 5 .
Bridge between two memory cells (BBC) can connect any node in one cell (on BT or BC) to any other node in any other cell. In Fig. 6 , the different nodes in the cell are given names. There are four nodes in the cell with the names BL, WL, rtop, and ctop. A number between 1 and 4 is added to every node name to indicate the cell each node belongs to (see Fig. 5 ). Here, bridges among word lines, among bit lines, and between word lines and bit lines are excluded. Bridges between bit lines and cells are considered as bridges within cells. A list of the BBC defects is given in Table 6 . The table classifies BBCs into six classes: simulated, complementary, exchanged, exchanged complementary, aggressor-sided complementary, and exchanged aggressor-sided complementary defects. It has been chosen to take cell 0 to be the victim for simulated BBC defects and cell 1 to be the victim for complementary BBC defects. BBC1, for example, has six bridge defect instances listed in the table. BBC1s is the only defect simulated and connects WL in cell 2 (aggressor) and rtop in cell 0 (victim), where both cells are on BT. BBC1c is the complementary of BBC1s since it connects the equivalent nodes in cells on BC. BBC1e is the exchanged of BBC1s since it swaps the nodes of BBC1s. BBC1ec is the exchanged complementary of BBC1s since it connects the equivalent nodes of BBC1s in cells on BC and swaps them. BBC1a is the aggressor-sided complementary of BBC1s since it replaces the node of the aggressor (WL2) with an equivalent node on BC (WL1). Finally, BBC1ea is the exchanged aggressor-sided complementary of BBC1s since it swaps the nodes of the aggressor-sided complementary of BBC1s.
SIMULATION METHODOLOGY
This section discusses the electrical level simulation employed to establish FFMs caused by opens, shorts, and bridges.
Simulation of Opens
The behavior of the eDRAM is studied after injecting and simulating each of the opens defined in Section 4.3. The analysis considers open resistances within the range (10 R op 10 M) on a logarithmic scale using five points per decade, in addition to R op ¼ 1 . Each injected open in the memory model creates floating nodes, the voltage of which is varied between V DD and GND on a linear scale using 10 points. When an interesting faulty behavior is observed, more detailed simulations are performed. Determining the floating node resulting from each injected open depends on the type of the open. For opens along bit lines, the floating node is always taken to be the one connected to column access devices, not the one connected to the precharge devices (see Fig. 5 ) since this node is precharged to a known voltage at the beginning of each operation. The floating node for opens within memory cells is taken to be the node connected to the cell capacitor. For opens on word lines, the floating node is the node connected to the memory cell.
Although, during normal memory operation, some floating nodes do not assume all considered U init values in the range from V dd to GND, it is still important to take the whole range into consideration. On the one hand, this gives the most restrictive conditions for performing the fault analysis which ensures generating memory tests capable of detecting any possible faulty behavior. On the other hand, signal line voltages in memories may vary in unexpected ways (at memory start-up or because of supply voltage fluctuations, for example), which may set floating memory nodes to some unexpected values.
For each value of the open resistance (R op ) and of the initial floating node voltage (U init ), all the SOSs associated with the targeted FPs defined in Section 3 are performed and inspected for proper functionality. As a result, the faulty behavior resulting from the analysis of opens is represented as regions in the ðU init ; R op Þ plane. Each region contains a number of sensitized FPs that describe the FFM of the memory in this region.
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As an example, the results of the fault analysis performed on OC1s (see Fig. 4a ) are given in Fig. 7 , which shows the observed faulty behavior in the ðU init ; R op Þ plane. In the figure, TFd stands for TF # , TFu stands for TF " , while V mp is the mid-point voltage (threshold voltage between logic 0 and logic 1). The figure shows a number of different fault regions for different combinations of U init and R op . The fault regions may be classified according to the initial floating node voltage under which they can be detected as follows: Each fault region in the figure contains a number of FPs, each of which describes a failing SOS with the associated faulty behavior. If a region contains more that one FP, it means that more than one SOS is failing at the same time. As a result, if a test performs any of the failing SOSs in a given fault region, then the test sensitizes a fault in that region. In Region A1, for example, two SOSs fail (1w0 and 1w0r0) resulting in the FFMs TF #¼ f< 1w0=1=À >g and RDF 10 ¼ f< 1w0r0=1=1 >g. The 1w0 operation fails since the open within the memory cell partially disconnects the cell from the bit line, which prevents discharging the stored 1 to a 0. Subsequently, the sequence 1w0r0, which concatenates a read to the failing 1w0 operation, would also fail due to detecting a 1 instead of the desired 0.
If we fix U init at V DD , then, as R op decreases below about 300 k, Region A2 begins where only one FFM is present (RDF 10 ¼ f< 1w0r0=1=1 >g). This means that, in this region, the operation 1w0 functions correctly, leaving only 1w0r0 failing. The reason for this behavior is that, as the 1w0 operation succeeds in setting a 0 into the cell, this 0 starts out very weak. With the presence of the open, trying to read this weak 0 detects a faulty 1 since the cell is not able to sufficiently discharge the bit line for the sense amplifier to detect a 0. If R op falls further below 150 k, all SOSs become proper since the written 0 becomes strong enough for the read in 1w0r0 to detect.
Inspecting the faulty behavior shown in the figure reveals that Region C1 and Region C2 have FFMs that are not detectable at a U init equal to either V DD or GND. Moreover, Region C1 contains the FFM WDF 0 , which cannot be detected in any other fault region. This indicates that performing the fault analysis with all possible U init values is important such that all sensitized FFMs resulting from a given defect are to be established. Region A2 only contains the FFM RDF 10 , which means that 1w0r0 is the only failing SOS in this region. This, in turn, means that performing the traditional static analysis on this fault region reveals no improper memory behavior. Only by applying dynamic SOSs is it possible to detect this improper behavior. This shows the significance of performing the dynamic analysis on memory devices. Strictly dynamic faults are used in Section 7 to generate new detection conditions and tests since no tests have yet been proposed for them. To show that strictly dynamic regions are realistic and take place for a large range of R op values, a list of all strictly dynamic fault regions observed in the analysis of opens is given in Section 6.1, along with their corresponding R op range.
Simulation of Shorts
The behavior of the eDRAM is studied after injecting and simulating each of the shorts defined in Section 4.4. The short impedance can have a resistive and a capacitive component. The short resistor and short capacitor are connected in parallel between the defective node and the power supply. The short resistance (R sh ) is varied in the same way as R op , while the short capacitance (C sh ) is varied between 0 F and C b on a linear scale using 10 points.
For each value of R sh and C sh , all the SOSs associated with the targeted FPs defined in Section 3 are performed and inspected for proper functionality. As a result, the faulty behavior resulting from the analysis of shorts is represented as regions in the ðC sh ; R sh Þ plain.
As an example, the results of the fault analysis performed on SC1s (short between memory cell and V DD , see Fig. 4b ) are shown in Fig. 8 , where TFd stands for TF # . According to the figure, the faulty behavior of SC1s depends more on R sh than on C sh . There are two fault regions shown in the figure, listed next with increasing R sh value. 10 . Fig. 8 shows a relatively simple faulty behavior of the short defect SC1s with only two fault regions. Region A has six FPs that describe faults in either writing or reading a 0 from the cell as a result of the short to V DD . In this region, it is not possible to initialize the cell 0 (SF 0 ), to read a 0 (RDF 0 ), nor to write a 0 (WDF 0 & TF # ). The combination of these four FPs mean that a cell has a stuck-at 1 fault in this region. As R sh increases, it gradually takes more time to charge up the cell and destroy a stored 0. When R sh > 90 k (with C sh ¼ 0 F), it becomes possible to initialize the cell to 0; however, it is still not possible to read or write a 0 into the cell. As the short resistance increases further, the number of failing SOSs decreases until the memory functions properly with R sh > 400 k when C sh ¼ 0 F.
Fault region
The faulty behavior is, to a large extent, independent of the value of the short capacitance. Nevertheless, as the defect capacitance increases, the regions of faulty behavior decrease slightly in size, while the size of the region of proper operation increases. This can be explained by the fact that, for this defect, the defect capacitance supports the cell capacitance in storing the cell voltage, which means that an increasing defect capacitance stabilizes the stored voltage and reduces the ability of the resistive short to modify the stored voltage.
Simulation of Bridges
The behavior of the eDRAM is studied after injecting and simulating each of the bridges defined in Section 4.5. The bridge impedance has a resistive and a capacitive component that are connected in parallel between the two defective nodes. The bridge resistance (R br ) and bridge capacitance (C br ) are varied in the same way as R sh and C sh , respectively. The bridge capacitor is initialized to a voltage consistent with the initial voltages of the defective nodes. For each value of R br and C br , all the SOSs associated with the targeted FPs defined in Section 3 are performed and inspected for proper functionality. As a result, the faulty behavior resulting from the analysis of bridges is represented as regions on the ðC br ; R br Þ plain. In the following, an example of the simulation results of a bridge between cells is shown first, followed by the results of a bridge within a cell. The simulation results given next are a bit simplified so that insight into the shown figures is not lost.
Bridge between Cells
The results of the fault analysis performed on BBC1s (bridge between word line and rtop nodes of two memory cells) are shown in Fig. 9 . According to the figure, the faulty behavior of BBC1s depends on both R br and C br . There are three fault regions shown in the figure, listed next with increasing R br value. 3. Fault region RDF 01 . Fig. 9 shows a relatively simple faulty behavior of the bridge defect BBC1s as compared with other analyzed bridge defects [12] . Region A in the figure shows not only single-cell but also two-cell FFMs. The bridge connects an internal cell node to the word line of another cell. Since that word line has a high voltage during precharge and a low voltage during cell access, all FFMs in this region indicate the failure of the victim to retain a logic 0. As R br increases above 100 k (while C br ¼ 0 F), Region B starts where only two-cell FFMs are present. The faulty behavior in this region is, in a sense, the opposite to that in Region A since the FFMs indicate the failure of the victim to retain a logic 1. This can be explained by noting that increasing the bridge resistance increases the phase shift between the voltage on the aggressor WL and the stored victim charge. Therefore, when WL is driven low as an operation is performed on the aggressor, the victim is discharged to 0 and keeps this logic 0 for a while after the aggressor operation ends. For C br ¼ 0 F and an increasing R br , the number of failing SOSs decreases until the memory starts to function properly with R br > 5 M. On the other hand, the faulty behavior is also dependent on the value of C br such that, for increasing C br , the region of proper operation decreases gradually in size. Note that the faulty behavior changes gradually with no new fault regions appearing as long as C br < 2C s .
It is interesting to note that, for any C br value, there is a R br for which the memory behaves properly. In other words, despite the presence of a defect, given combinations of R br and C br , values can neutralize the faulty effect of the bridge and result in a properly operational memory (at least for the used SOSs).
Region C with RDF 01 is an interesting region because it only shows dynamic faulty behavior. The SOS 0w1r1 succeeds at first in writing a 1, but the subsequent read results in a faulty 0 on the output and leaves a stored 0 within the cell. This fault is mainly caused by the high value of C br , which shares the voltage of a write 1 operation with the storage capacitor, resulting in storing a weak 1 into the cell. Note that this fault cannot be detected with the static SOSs 0w1 and 1r1 because, between the two SOSs, the BBC1s defect would charge the cell to 1. The fact that only a dynamic fault is sensitized means that, in order to detect the faulty behavior of this region, tests should be used that specifically target dynamic faults.
Bridge within a Cell
The results of the fault analysis performed on BWC1s (bridge between bit line and rtop node) are shown in Fig. 10 (TFd in the figure stands for TF # ). According to the figure, the faulty behavior of BWC1s is a rather complex function of both C br as well as R br . There are four fault regions shown in the figure that are listed next with increasing R br value. Fig. 10 shows that if C br ¼ 0 F and, for increasing R br , the number of faulty SOSs decreases until the memory starts to function properly with R br > 200 k. As C br increases, the region of proper operation decreases rapidly until it disappears for C br > C s . According to the figure, the faulty behavior of this bridge changes gradually as long as C br < C s 2 ; this result can be stated for all simulated bridges. In Region A (approximately when R br < 10 k), there are six FFMs, all of which indicate that the cell is unable to retain a stored 0. This is caused by the high precharge voltage of the bit lines, which also charges the cell up as a result of the bridge. As the bridge resistance increases, it takes more time for the defect to charge the cell up. Still, the presence of the bridge capacitance prevents the cells from proper functionality. For example, Regions B, C, and D all have problems with performing 1w0. This can be explained by the presence of the high bridge capacitance since the write operation needs to discharge the cell as well as the bridge capacitance to store a proper 0 into the cell. It is interesting to note that Region B appears twice in the figure, interrupted by the Region C. By holding R br at 1 M, for example, and increasing C br gradually from 0 F, we leave the region of proper operation into Region B, then C, then back to B, and, finally, end with Region D. Region C has the same FFMs as Region B in addition to DRDF 0 and WDF 0 . This means that increasing the defect capacitance can sometimes reduce the number of failing SOSs. A similar observation has been made for the bridge BBC1s (see Fig. 9 ).
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DISCUSSING SIMULATION RESULTS
All opens, shorts, and bridges defined above have been injected, simulated, and analyzed. The analysis results of opens are organized in figures depicting parts of the ðU init ; R op Þ plane, while the analysis results of shorts and bridges are organized in figures depicting a part of the ðC sh ; R sh Þ plane [12] . In the following, the results of opens are discussed first, then the results of shorts and bridges. Table 7 gives a summary of the observed FFMs for each open defect within memory cells, along bit lines and on word lines [13] . The first column in the table specifies the analyzed defects (in case a number of defects sensitize the same FFMs, they are listed together), while the second and third columns list the FFMs detected for the simulated and complementary instances of these defects, respectively.
Results of Opens
Inspecting Table 7 reveals that all FFMs defined in Section 3 are present and result from at least one defect.
The table shows It is important, from a testing point of view, to state the fault regions that only show dynamic faulty behavior (and, therefore, have to be detected by tests for dynamic FPs) since testing these regions for static faulty behavior is not effective. Table 8 lists all strictly dynamic fault regions detected in the analysis. The first column states the open resulting in the fault region, the second column describes the faulty behavior of the dynamic fault region, and the third column gives information about the fault region in the ðU init ; R op Þ plane. According to the table, there are four 2-operation FFMs that appear in fault regions with strictly dynamic behavior; they are the four types of the dynamic read disturb fault (RDF xy ). Table 9 gives a summary of the observed FFMs for each short defect within memory cells and along bit lines [13] . The first column in the table lists the analyzed shorts, while the second and third columns list the FFMs detected for the simulated and complementary instances of these defects, respectively. Inspecting the table reveals that, contrary to opens, not all the FFMs defined in Section 3 result from short defects. The table shows that all shorts cause both static and 2-operation dynamic FFMs.
Results of shorts
The only strictly dynamic fault region detected in the analysis of shorts is caused by SC2 [12] . The simulated faulty behavior of this region is RDF 01 [ RDF 11 , while the complementary faulty behavior is RDF 10 [ RDF 00 . This strictly dynamic region spreads across 300 k < R sh < 1:2 M with a short capacitance of 0 F. Just like the case with opens, the FFMs present in this fault region are the four types of the dynamic read disturb fault (RDF xy ). Table 10 gives a summary of the observed single-cell FFMs for all analyzed bridge defects [14] . The first column in the table specifies the names of the bridges (in case more than one defect sensitize the same FFMs, they are listed together), while the second and third columns list the FFMs observed for the simulated and complementary instances of these defects, respectively. Inspecting the table reveals that all single-cell FFMs defined in Section 3 are present.
Results of Bridges
The table shows that bridges between a node and rtop or between a node and ctop (see Fig. 6 ) cause the same faulty behavior. The table also shows that defects not only cause static FFMs, but also result in 2-operation dynamic FFMs, which indicates the significance of dynamic fault analysis. Note that BWC5 does not result in any faulty behavior since it connects the two sides of the parasitic resistance R s within the cell (see Fig. 6 ), which is supposed to improve the functionality of the cell. It is important from a testing point of view to state the observed fault regions that only show dynamic faulty behavior since, for these regions, testing for static faulty behavior cannot detect the defect. The only regions with strict dynamic single-cell FFMs belong to BBC1 and BBC2 [12] , where, for approximately R br > 400 k and C br > 3C s , only RDF 01 and RDF 10 can be detected (see Fig. 9 ). Table 11 lists the observed two-cell FFMs as a result of simulated bridges [14] . The first column in the table lists the Table 6 because FFMs caused by an exchanged defect are the same as the FFMs caused by a simulated defect with the only difference that the aggressors and victims are exchanged. Also note that BBC7 and BBC8 do not result in any faulty behavior as they connect the word line of the victim to the cell capacitor of the aggressor. Since the word lines are driven by the strong voltage drivers of the address decoder, they are not much affected by the small charge stored in the cell capacitor of the aggressor. The case when the word line of the aggressor to the cell capacitor of the victim is considered by BBC1 and BBC2, which do result in faults (see Table 11 ).
The table shows that the following static two-cell FFMs have not been observed: CFst 0;0 , CFrd 0;0 , all CFtrs, all CFwds, all CFirs, and all CFdrs. Moreover, none of the targeted dynamic two-cell FFMs have been observed. This can be explained by the fact that not all possible two-cell dynamic SOSs have been used, but only those that begin with a write operation followed by a read operation on the victim (see Section 3.5). Since no write operation on the victim results in a coupling fault, it is not expected that a subsequent read operation would cause a coupling fault either.
TEST IMPLICATIONS
The fault analysis performed on the cell array column of the eDRAM shows that all defined static and targeted dynamic FPs do occur. Moreover, some defects result in a faulty behavior with only dynamic fault models by performing certain SOSs on a memory cell. In order to ensure that a particular memory cell array is not faulty, tests should be developed to sensitize and detect all static and dynamic FFMs resulting from the sensitized FPs. Many tests have been proposed to detect static FFMs, such as MATS+, March C- [2] , and March LA [9] .
In order to construct a test that uncovers dynamic FFMs, it is important first to derive detection conditions for these FFMs. As discussed in Section 6, the following targeted dynamic FFMs have been observed in our study: RDF xy , IRF xy , and DRDF xy , where x and y 2 f0; 1g. These dynamic FFMs can be detected by a given march test if it contains a march element with the following operation sequences:
1. m ð. . . 0; w0; r0; r0; . . .Þ f o r RDF 00 , IRF 00 , and DRDF 00 , 2. m ð. . . 0; w1; r1; r1; . . .Þ for RDF 01 , IRF 01 , and DRDF 01 , 3. m ð. . . 1; w0; r0; r0; . . .Þ for RDF 10 , IRF 10 , and DRDF 10 , 4. m ð. . . 1; w1; r1; r1; . . .Þ for RDF 11 , IRF 11 , and DRDF 11 , where ð. . . 0Þ and ð. . . 1Þ specify the state of the cell before performing the first write operations. The first read operation in the conditions above sensitizes and detects dynamic RDF xy and IRF xy , while DRDF xy is sensitized by the first read operation and detected by the second.
Note that, in order to detect DRDF x or DRDF yx , it should be enough to perform either m ð. . . ; rx; rx; . . .Þ or m ð. . . ; rxÞ m ðrx; . . .Þ. In other words, performing two consecutive read operations, either within one march element or in two consecutive march elements, should be enough to detect any deceptive read disturb fault. In Conditions 1 to 4, however, the two read operations must be within one march element. This is due to the fact that, in a defective DRAM, operations only partially charge or discharge the memory cell. Since a partially charged cell leaks away its voltage in a shorter period of time than a fully charged cell, the refresh mechanism does not guarantee restoring the faulty state into the cell anymore. Therefore, the detection condition m ð. . . ; rxÞ m ðrx; . . .Þ cannot be used since a long period of time passes between the first and the second read operation (usually longer than the refresh time).
The above detection conditions can be used to extend existing tests designed for static FFMs to detect 2-operation dynamic FFMs. As an example, March LA is one of the more complex theoretically derived march tests, designed to detect all then known FFMs [9] . A number of operations can be added to the march elements of March LA, based on the detection conditions, to make it capable of detecting the observed dynamic FFMs. Fig. 11a shows the conventional March LA test, while Fig. 11b shows the extended version called March LAd ("d" for dynamic), which is designed to detect the 2-operation dynamic FFMs [12] . The operations added to March LA are shown in the figure in bold face. Note that march sequences w1; w1 in march element 3 and w0; w0 in march element 4 are required because of the SOS xwx; the first wx initializes the memory cell.
CONCLUSIONS
In this paper, the faulty behavior of an eDRAM has been analyzed using defect injection and circuit simulation. The fault analysis has not been restricted to the static memory behavior, but the 2-operation dynamic behavior has also been included. Known static FFMs have been observed and related to given defects in the memory. New static FFMs (SF x and WDF x ) and a number of new dynamic FFMs (RDF xy , IRF xy , and DRDF xy ) have been reintroduced and established for injected defects. The analysis showed that dynamic faulty behavior can take place in the absence of static faulty behavior which indicates the importance of dynamic fault analysis. Finally, the results of the analysis have been used to derive detection conditions, together with a test, for the observed dynamic FFMs. The new March LAd test is based on the conventional March LA test and adds a number of write and read operations within existing march elements to be able to detect the dynamic faulty behavior.
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